TickerTain — Make Analysis Fun Again

▶ 9:56 · Semiconductors · Organic substrates avoid advanced packaging supply chain choke point for AI compute scale

now playing · Semiconductors

AI Infrastructuretailwindscore 8/10thomas summers

Inference cost reduction via 93% memory bandwidth utilization and high memory capacity

Positron's architecture sustains 93% of theoretical peak memory bandwidth on FPGAs, and the Azimov chip extends this with massive LPDDR capacity — enabling high token throughput at low batc…

AI Hardware & Chip Architecturetailwindscore 9/10thomas summers

1:1 matrix-vector ratio architecture purpose-built for inference attention bottlenecks

Positron's systolic array treats matrix-vector math as a first-class citizen, achieving a 1:1 ratio of matrix-matrix to matrix-vector throughput versus 32:1 on Blackwell — directly targetin…

Memory & Storagetailwindscore 8/10thomas summers

LPDDR enables 2.3TB/chip for inference, bypassing HBM capacity and supply constraints

Positron's Azimov chip uses commodity LPDDR5X to achieve 2.3TB memory per chip at 400W — 6-8x the capacity of HBM-based GPUs like B200 — allowing single-server deployment of 16T parameter m…

Semiconductorstailwindscore 7/10thomas summers

Organic substrates avoid advanced packaging supply chain choke point for AI compute scale

By using regular organic substrates instead of CoWoS/advanced packaging, Positron sidesteps the same constrained supply chain that Nvidia, AMD, and Google compete for — a strategic advantag…

←

▶ 9:56 · Semiconductors · Organic substrates avoid advanced packaging supply chain choke point for AI compute scale

now playing · Semiconductors

AI Infrastructuretailwindscore 8/10thomas summers

Inference cost reduction via 93% memory bandwidth utilization and high memory capacity

Positron's architecture sustains 93% of theoretical peak memory bandwidth on FPGAs, and the Azimov chip extends this with massive LPDDR capacity — enabling high token throughput at low batc…

AI Hardware & Chip Architecturetailwindscore 9/10thomas summers

1:1 matrix-vector ratio architecture purpose-built for inference attention bottlenecks

Positron's systolic array treats matrix-vector math as a first-class citizen, achieving a 1:1 ratio of matrix-matrix to matrix-vector throughput versus 32:1 on Blackwell — directly targetin…

Memory & Storagetailwindscore 8/10thomas summers

LPDDR enables 2.3TB/chip for inference, bypassing HBM capacity and supply constraints

Positron's Azimov chip uses commodity LPDDR5X to achieve 2.3TB memory per chip at 400W — 6-8x the capacity of HBM-based GPUs like B200 — allowing single-server deployment of 16T parameter m…

Semiconductorstailwindscore 7/10thomas summers

Organic substrates avoid advanced packaging supply chain choke point for AI compute scale

By using regular organic substrates instead of CoWoS/advanced packaging, Positron sidesteps the same constrained supply chain that Nvidia, AMD, and Google compete for — a strategic advantag…